Abstract -Tunnel field-effect transistors with ability to operate well below the thermal limit (with a demonstrated 43 mV/decade at VDS = 0.1 V) are characterized in this paper. Based on 88 devices, the impact of the low subthreshold swing on the overall performance is studied. Furthermore, correlation between parameters that are important for device characterization is determined.
InAs/InGaAsSb/GaSb Nanowire Tunnel Field-Effect Transistors 60 mV/decade. The knowledge gained from the statistics presented in this paper will help to clarify the correlation between important device parameters. Furthermore, we will gain more insight into when the OFF-state performance is of importance and when other metrics also need to be considered to achieve the best possible performance.
II. DEVICE FABRICATION InAs/In x Ga 1−x As y Sb 1−y /GaSb nanowires with InGaAsSb composition x/y = 0.1/0.88 in Sample A and x/y = 0.32/0.72 in Sample B were grown using the metal-organic vapor phase epitaxy (MOVPE) exploiting the vapor-liquidsolid growth method. Both InAs/InGaAsSb heterojunctions exhibit a graded profile [12] . The nanowires were grown on an n + -InAs layer (260 nm) integrated on a highly resistive Si (111) substrate (ρ > 12 k · cm) [14] . Prior to growth, Au-seed particles were defined in arrays with 1-8 nanowires using electron beam lithography (EBL) and polymethyl methacrylate-based liftoff. The diameter of and spacing between the Au-seed particles were set to 40 nm and 1.5 μm, respectively. The growth of the nanowires was subsequently performed using MOVPE. The InGaAsSb/GaSb source segment was p-doped estimated to 10 19 cm −3 using diethlyzinc (DeZn). The channel section at the top half of the InAs segment was not intentionally doped with an estimated background carrier concentration of 10 17 cm −3 . The bottom half of the InAs was n-doped to a concentration of 10 19 cm −3 by tetraethyltin (TESn).
After growth, the diameter of InAs was reduced to 20 nm through several cycles of digital etching using ozone to oxidize the surface and citric acid to remove the oxide. The thickness of the InGaAsSb segments was also reduced to 25 nm, while there was no noticeable etching of the GaSb. Directly after etching, a 1-nm Al 2 O 3 /4-nm HfO 2 high-κ bilayer was applied using atomic layer deposition at temperatures of 300°C and 120°C, respectively. These deposition conditions were chosen to provide a low D it around the conduction band edge of InAs [15] . The estimated EOT for this layer was 1.4 nm. A 15-nm-thick SiO x bottom spacer, which separates the drain and gate layers, was deposited using thermal evaporation. During the evaporation, some of the SiO x was deposited on the sidewall of the GaSb segment forming SiO x -flakes. The sample was etched in diluted HF to remove the flakes, followed by applying 12 extra cycles of HfO 2 , to compensate for the etching. A 60-nm-thick tungsten film was sputtered on the sample to form the gate layer. In subsequent steps, the gate length was set by spin coating the sample with an organic resist and etching the resist back to wanted thickness with 0018-9383 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. reactive ion etching (RIE). It was followed by removal of the exposed tungsten (W) using SF 6 /Ar plasma with RIE. The gate pad was defined using UV lithography and RIE. The top spacer, which separates gate and source layer, was fabricated using an organic spacer (S1800), which was applied using spin coating. The thickness of the top spacer was determined using etchback with RIE. Using UV lithography and RIE, the via holes were defined. Prior to applying the top metal, the high-κ was removed from the exposed surfaces with HF, followed by sputtering of 10-nm Ni and 150-nm Au. The probe pads were defined using UV lithography and wet etching. Final devices have a physical gate length (L g ) of 250-300 nm with an overlap of 50-100 nm. The effective channel length is ∼100 nm, which corresponds to the undoped InAs segment. Lengths of different segments are shown in Fig. 1(a) , and the final transistor can be viewed in Fig. 1(b) and (c).
III. CHARACTERIZATION OF THE DEVICES
All currents presented in this paper are normalized to the InAs circumference and the number of nanowires. The magnitude of the gate current is at least two orders lower than the minimum channel current. I ON is defined as the current at V G,ON which is V G,ON = V DS + V G,OFF , where I OFF = 1 nA/μm. As illustrated in Fig. 1(d) , the devices operate below 60 mV/decade in a certain current range, Electrical data from a representative device from Sample A and Sample B are presented in Table I . Both devices show similar subthreshold swing of 48 mV/decade at V DS = 0.3 V. The device from Sample B exhibits a smaller hysteresis (2 mV) and a larger PVCR (16.7), although the difference is not very large. Yet, the device from Sample A reaches 2-3 times higher I 60 . The device from Sample B reaches a higher I ON at V DS = 0.1 V, most likely because of its slightly lower S MIN at this drive voltage. However, when the drive voltage is increased, the device from Sample A achieves higher currents, due to lower R ON and higher I 60 and g m . Generally, the devices from Sample B exhibit larger source depletion which could partly come from a different doping incorporation due to different composition and slightly larger overlap of the gate metal on the source side for the devices on the Sample B. The gated region on the source side will deplete holes during operation and thereby access resistance will increase, impacting some of the parameters of the device. Devices on Sample B show reduced g m , I ON , and I 60 . Furthermore, an increased R ON is also observed, all these changes correspond well with effects of source depletion.
Output data for the devices in Table I are presented in Fig. 2(a) and (b), both showing good saturation with clearly visible negative differential resistance (NDR). The output data of the device from Sample A show no superlinear onset behavior and achieve ON-currents two times higher for the same overdrive voltage compared to the device from Sample B. Transfer data of the device from Sample A (presented in Table I ) can be viewed in Fig. 2(c) . The gate current is two orders of magnitude lower than the lowest current in the channel, and the gate current does not exhibit any Table I . (c) Transfer data of the device benchmarked in Table I from Sample A. Gate current for drive voltages 0.05 and 0.5 V, which is two orders of magnitude lower than the lowest current in the channel. (d) Transfer data of the device benchmarked in Table I from Sample B. The inset shows dependence of the subthreshold swing on temperature for the devices in (a) and (b). Solid black line is kT-line.
dependence on gate or drive voltage. Fig. 2(d) shows transfer data from device on Sample B (presented also in Table I ). Data demonstrate the good electrostatics, and the impact of source depletion is manifested as an NDR, where increasing drive voltage moves the peak to higher V GS due to a larger number of holes that need to be depleted. Inset shows the temperature behavior for these two devices. The both devices exhibit the same trend, where the subthreshold swing decreases with temperature in the temperature range between 220 and 323 K, indicating an, in part, thermally activated OFF-state current. However, the subthreshold swing is below 60 mV/decade even at 323 K, for both devices.
IV. STATISTICS
Devices from both samples, 12 from Sample A and 76 from Sample B, were used to study the variations and dependences between the device parameters such as S MIN , I 60 , I ON , hysteresis, PVCR, and the number of nanowires in the device. Table II shows the correlation (coefficient) between some of the parameters shown in the following section. Using leastsquares fitting of a line with bisquare weights, the correlation coefficient (r = 0 weak correlation and r = 1 strong correlation) is determined.
In Fig. 3(a) , transfer curves from ten devices on Sample B are plotted. Devices are from different locations on the sample, with varying number of nanowires from 1-8. The majority of the devices exhibit a V t shift of less than 0.2 V. In Fig. 3(b) , where the curves from Fig. 3(a) are shifted to remove the effect of the V t shift, shows that there is a variation in minimum OFF-state leakage, as well as maximum ON-state current. The variation of the I ON comes mainly due to the source depletion. Fig. 3(c) shows how the measurement to obtain hysteresis was performed. The voltage was swept from low to high voltages (sweep up) and then back (sweep down) without any delay, with V DS = 0.05 V and −0.1 < V GS < 0.5. The hysteresis was then determined at the current level when the subthreshold swing is at its lowest value for the sweep up. Results from these measurements are presented Table 1 . For V DS = 0.1 V, the ON-current is below the I 60 benefiting from the sub-60 slope. For V DS = 0.3 V, the final ON-current is limited by additional factors such as R ON and g m .
in Fig. 3(d) . The majority of the devices exhibit a hysteresis lower than 20 mV. For hysteresis over 15 mV, there is a correlation between increasing S and hysteresis. Devices with large hysteresis exhibit a larger number of defects in the high-κ During the sweep up and sweep down, these defects will act as charge traps for the carrier in the channel. This process will influence the subthreshold swing and hysteresis [12] . The difference in S MIN with regard to up/down sweep is in average 2 mV, but can be as large as 13.6 mV.
In Fig. 4(a) and (b), the dependence of the subthreshold swing on the number of nanowires within the TFET is plotted. For both drive voltages, the data show the same trend of increasing values of the lowest achievable S MIN as the number of nanowires is increased. In Fig. 4(c) , the dependence of the subthreshold swing on the number of nanowires and used drive voltage is shown. For V DS = 0.1 V, 60%-80% of the devices operate below 60 mV/decade independently of nanowire numbers. When the drive voltage is increased, the number of devices working below 60 mV/decade is reduced as the number of the nanowires in the device is increasing. Devices with larger number of nanowires exhibit larger OFF-current, which increase as the drive voltage is increased and influence the subthreshold swing. In Fig. 4(d) , the relation between I ON and S MIN is shown. As expected, I ON current increases with decreasing S MIN at V DS = 0.1 V, however, this dependence is weaker for V DS = 0.3 V due to scattering in the ON-state performance. Fig. 4(e) shows the relation between g m and I ON , for V DS = 0.1 V where the currents is in subthreshold region there is no dependence on g m . For the ON-current at V DS = 0.3 V, the dependence of I ON on g m is noticeable. This behavior is clarified in Fig. 4(f) ; at the lower drive voltage such as 0.1 V, I ON current is in proximity of I 60 , thereby devices with lower S MIN will benefit from switching with steeper slope. As the drive voltage is increased to 0.3 V, other factors primarily associated with the ON-state, such as g m and R ON , start to influence the final I ON value. This can be observed if data from Sample A and Sample B are compared. At low drive voltage, data from these devices are comparable, however, at higher drive voltage the data from Sample A generally result in higher I ON due to lower R ON and larger g m .
In Fig. 5 (a) and (b), the dependence of I 60 , at V DS of 0.1 and 0.3 V, on the number of nanowires used in TFETs is shown. Devices with single nanowires exhibit the largest I 60 as well as the largest variation. As the nanowire number increases the maximum value of I 60 is reduced, and at the same time the variation diminishes due to averaging effect. I ON exhibits a similar behavior, as the number of the nanowires increases, as shown in Fig. 5(c) . The correlation between the I 60 and I ON is shown in Fig. 5(d) , and the data for drive voltage 0.1 V show that as the I 60 increases also the I ON increases. However, this correlation is weaker for drive voltage 0.3 V, partly due to depletion. This observation is coherent with the observation in Fig. 4(d) and (e). For V DS = 0.1 V, the switching from I OFF to I ON occurs mainly in the sub-60 region and thereby a higher I 60 will result in higher I ON [see Fig. 4(d) ]. At V DS = 0.3 V, where I ON > I 60 , benefit from increasing I 60 is less visible and final value of I ON will depend also on other factors such as R ON and g m [see Fig. 4(e) ].
The smallest measured subthreshold swing is found for a device from Sample B, with a minimum subthreshold swing of 43 mV/decade at V DS = 0.1 V, as shown in Fig. 6(a) . In Fig. 6(b) , S versus I D is plotted for three devices from Sample B. As expected, when the S MIN is increasing the range in which the device operates below 60 mV/decade is also decreasing. There is a correlation between the I 60,Low and S, where increasing I 60,Low increases the S MIN , as shown in Fig. 6(c) . However, there is no strong correlation between the measured I 60,High and the subthreshold swing for our devices, as shown in Fig. 6(d) . I 60,High is mainly set by the transmission of the tunnel junction, whereas I 60,Low is influenced by ambipolarity and defect-assisted tunneling. At low currents contribution from DAT will be a substantial part of the total current and thus will impact I 60,Low by increasing that value. In Fig. 7 , the PVCR, a value usually used to determine the quality of the semiconductor heterojunction in tunnel diodes, is shown. In Fig. 7(a) , the PVCR is presented against the number of nanowires. The highest achievable value for PVCR is decreasing with increasing number of nanowires, which we attribute to averaging among the nanowires. However, devices with eight nanowires can still achieve large values of PVCR (∼15). In Fig. 7(b) , the I ON is plotted against PVCR for two different drive voltages. We note that an increase of PVCR from 5 to 20 results in a moderate increase of I ON for either drive voltages. In Fig. 7(c) , the dependence between the S MIN and PVCR is examined. The general trend is that an increasing PVCR results in a lower S MIN , the spread is large between the smallest and largest values. Notably, devices with PVCR of >5 can operate well below 60 mV/decade, and even a device with PVCR of 10-15 can be at or above 60 mV/decade. However, higher PVCR (>10) will improve the probability that the device operates below 60 mV/decade.
V. CONCLUSION
We have demonstrated devices with two different InGaAsSb compositions, which can operate well below 60 mV/decade. Some of the devices show ability to reach a subthreshold swing of 43 mV/decade at V DS = 0.1 V. Devices on Sample A can reach higher g m and I ON due to lower source depletion. The best devices reach a g m of 130 and 205 μS/μm at V DS = 0.3 and 0.5 V, respectively. Using a large number of devices, the dependence of important parameters such as I 60 , S MIN , I ON , hysteresis, and PVCR has been studied. Above I 60 , the ON-current is influenced by g m and R ON . The PVCR influences I ON and S MIN , increasing PVCR value will improve the probability that the device operates below 60 mV/decade I 60 current needs to be as high as possible, and the range in which the S MIN is below 60 mV/decade needs to be as large as possible.
